Abstract -As process technology goes into deep submicron range, interconnect delay becomes dominant among overall system delay, occupying most of the system clock cycle time. Interconnect delay is now a crucial factor that needs to be considered even during high-level synthesis. In this paper, we propose a concurrent scheduling and binding algorithm that takes interconnect delay into account. We first define our distributed target architecture, which minimizes the effect of interconnect delay on clock cycle time. We no longer assume that interconnect delay between functional units is a part of one clock cycle. Interconnect delay can span over multiple clock cycles. We incorporate the concept of multi-cycle interconnect delay into scheduling and binding process, to reduce the critical path length and therefore the system latency. We show that by introducing interconnect delay, we can obtain latency improvement of u p to 54 YO and of 37% on the average.
I. Introduction
A number of researchers have independently reported that interconnect delay dominates logic delay in current deep sub-micron (DSM) process technology [I, 21. In deeper submicron geometry in the future, which will be still with the continuous scaling of process technology and thereby generate longer interconnect delay due to RC delay, coupling noise, inductance, etc. [3, 41, the situation will be worse and worse. The interconnect delay is expected to occupy 80% or more of the overall critical path delay in the near future [5] .
In conventional target architecture based on centralized register files, functional units (FU's) read their operands from centralized register files (and write their results to centralized register files) through relatively long buses [6] . Fig. 1 shows a simple centralized architecture model. In such architecture, total clock cycle time is bounded by 662 represent FU delay, register setup time, clock-to-registeroutput delay, FU-to-register delay and register-to-FU delay, respectively. TCLoBAL represents the sum of interconnect delay between register tiles and functional units through relatively long global buses. In current DSM technology, TGLoBAL has become comparable to the rest of TcYCLE. Therefore, we usually insert latches at both inputs and output of a FU to reduce the cycle time, which results in complex two-phase clocking scheme. In this case the cycle time is computed as T,vCL, = micron technology, the case will be even worse because increased TcLOBAI, will dominate TCYTLE. In that case, TcLoBAL can be three or four times longer than TLoGlc and existing complex clocking scheme. including two-phase clocking, will be inefficient. In this paper, we first define our target architecture based on distributed memory architecture. The architecture minimizes the effect of interconnect delay on clock cycle time. In the target architecture, we do not regard the global data transfers among functional units to be completed within one clock cycle time. Instead, we allow global data transfers to be carried out over multiple clock cycles. We incorporate such concept of tntrlti-cycle inletromiec/ dela,, into scheduling and binding process, which is the extension of Continuous Time List Scheduling proposed in [8]. in order to reduce the critical path length and therefore the system latency during high-level synthesis.
We will focus on adaptation of tiiitlti-c:ix-le itiretrotirieci delqv to schcduling and binding process to improve overall system latency. Our target architecture and overall design flow are proposed in Section 11. In Section 111, we illustrate motivational example by considering the effect of multicycling on overall system latency and the effect of operation binding on critical path when interconnect delays, comparable to or longer than FU delays, are incorporated into scheduling and binding procedure. Performance driven scheduling algorithm with interconnect delay and its comparisons with those not considering interconnect delay are presented in Section IV and Section V. Finally conclusions and future work are given in Section VI.
Target Architecture and Design Flow
In this section, we propose a distributed register-based target architecture which can manage multi-cycle interconnect delay and compare the proposed architecture with conventional one. We also explain overall design flow for high-level synthesis under the target architecture.
In our target architecture, each FU performs computation by using the data stored in dedicated local registers (or possibly latches) and the global communication with other FU's can be carried out as a data transfer between local registers(or latches) of the source FU and the input registers(or latches) of the destination FU, respectively. Therefore, global communication delay among FU's can be separated in the computation of clock cycle time in the distributed architecture. Recall that T G L O~A L is incorporated into T C Y c L E in the centralized architecture. In Fig. 2, a Assume that we appropriately assign operations and variables to FU's and their dedicated registers, respectively, in such a way to reduce the number of inter-FU communications. In this case, the system clock is determined by TINTER because TINTER dominates TINT, which has relatively small value. Therefore, to minimize overall system latency, the system should be able to treat the communication among FU's, with relatively long interconnect delay, as a multicycle operation chained from the output of a source FU to the input of a destination FU. Although centralized architecture is simple, it is inefficient in DSM because of long cycle time. The distributed one needs complex FUhegister binding algorithm compared to centralized one. It also requires more registers in general. However, it is efficient in DSM if we manage multi-cycle interconnect delay. Fig. 3 illustrates an overall design flow of our high level synthesis system. We iterate synthesis loop until exit condition is satisfied. Within loop, we perform scheduling, binding, clock selection, register allocation, and bus binding based on the interconnect delay information obtained in the previous iteration. At the first iteration where we do not have interconnect delay information, we set interconnect delay to zero. To estimate interconnect delay among functional units, we perform floor planning by using the slicing tree algorithm [14] . The exit condition to terminate the synthesis loop is when there is no more change in the floor planning or the iteration limit is reached. When the loop' terminates by iteration limit (that is, no convergence during the synthesis loop), we retum the best solution obtained so far. We also support feedback path from the layout generation step, which performs resynthesis using the delay information obtained from real layout.
Motivation
In this section, we explain the concept of multi-cycle inlerconnect delay in more detail using a simple example. It can be seen that overall system latency is improved by allowing multi-cycle global data transfer between FU's. For the multi-cycling of global data transfers, we treat a bus with multi-cycle delay like a FU with multicycle delay. Moreover, we explain the need for specific operation binding algorithm by showing the effect of operation binding on critical path length. Fig. 4 (a) represents a simple example that consists of two additions and one multiplication. Multiplierl accepts the result from the adderl to perform its multiplication operation. Assuming that interconnect delay from adderl to multiplier1 is 2011s. which is longer than the execution time of adderl, scheduling result of Fig. 4@ ) is obtained. If we apply pathbased scheduling [I51 to find the schedule with the minimum number of control-steps and assume the register-delay is 3ns, we get a clock cycle of 4611s (40+3+3) and then the system latency of 9211s (46*2). Note that in this case, interconnect delay is contained within a clock cycle. On the contrary, if we set a clock cycle time as 1611s (10+3+3) through our novel scheduling and binding algorithm considering interconnect delay, we achieve the latency of 6411s (16*4) as shown in Fig. 4 (c). Fig. 4(d) is the target architecture based on the scheduling result of Fig. 4 (c) , where the data transfer done is across two effective clock cycles. We call this delay multi-cycle interconnect delay and treat a bus with multi-cycle delay like a FU with multi-cycle delay. That is, we treat a global data transfer as an operation taking one or more clock cycles.
The multi-cycling of data transfers can reduce the system latency in two ways. First, it enables us to select smaller value of clock cycle time, which reduces the waste of clock slack induced by the difference between computation time and cycle time, thereby minimizing the system latency. Secondly, multicycling enables parallel execution of data transfers and functional units. While data is transferred on a global bus, we can initiate a new operation in a functional unit or we can initiate another global data transfer through a different bus, which is impossible if the concept of multicycle interconnect delay is not adopted. Recall that, in the conventional architecture, interconnect delay is merged with a FU delay into a clock cycle and therefore it is not allowed to initiate a new operation or data transfer. For minimizing latency, we should perform careful scheduling and binding because critical path length strongly depends on the binding state when interconnect delay is considered. Figure 5 illustrates the case where critical path varies according to operation binding. Without considering interconnect delay the path *I +*2 +*3 is the critical path with 60 ns delay. Let us introduce interconnect delay (IO ns between Multl and Adderl and 15 ns between Multl and Adder2) to the same example. In this case, the critical path in Fig. 5 (a) is no longer critical. In Fig. 5 (b) and (c), the *I -+ +I +*3 becomes a new critical path. However, the critical path length varies from 70 to 80 ns depending on operation binding. Therefore, we need to carefully perform scheduling and binding under the condition that interconnect delay dominates system latency. The PDSl algorithm first performs scheduling and binding in continuous time domain without fixed clock cycle time. Then we determine clock cycle time by using optimal clock selection algorithm proposed in [7] for minimizing total latency. Like conventional list scheduling, our algorithm selects operations among ready operations in descending order of path length. However, the path length strongly depends on operation binding when interconnect delay is introduced for the data transfer among functional units, as shown in Fig. 5 . To consider the effect of operation binding on critical path and to handle the interconnect delay that depends on operation binding, we use the concept of dynamic critical path scheduling algorithm [IO] . We define c& and as the critical path length from an operation node ni to the end node and the earliest schedulable time of ui, respectively when ni is bound to a functional ui1it.J;. The critical path length is computed as where succi and c, represents the set of successors of ni and the computation time ofJ, respectively. The critical path length is recursively computed from the end node to the start node in the graph. Table I and 2 show the interconnect delay and the computed critical path length for the example of Fig. 5, respectively. In the PDSl algorithm, we use min(cpli,,) as the priority function for the selection of an operation. Among ready operations, we select the one with highest priority. After selecting an operation, we select a functional unit4 to which the operation will be bound such that estimated latency is minimized. The estimated latency dcpl,,. is computed as Fig. 6 explains the procedure of our scheduling and binding algorithm.
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Step I operation operation latency Binding After scheduling and binding in continuous time domain, we map a set of chained operations to control steps (i.e. discrete time domain) according to resource conflict condition explained in [I I]. If there is a resource conflict for an operation, then we start a new control step at the earliest schedule time of the operation. Fig. 7 (a) and (b) illustrate the results of continuous time scheduling and control step mapping respectively for the example in Fig. 5 . Note that data transfers * 1 -+ +I and * I + +2 are overlapped with the computation of *2 to minimize total latency. After the mapping procedure, each control step may have different delay. To minimize total latency by reducing clock slacks. we allow each control step to extend for more than one clock cycles. For the lack of space, we do not explain detailed algorithm for determining optimal clock cycle time. The detailed algorithm is proposed in [7] . Fig. 7 (c) illustrates the final scheduling and clock selection result by the PDSl algorithm. Note that each control step requires different number of clock cycles for the minimum latency. 
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V. Experimental Results
To evaluate the proposed scheme, we performed experiments with well-known data-dominated examples from the HYPER system [13] . We assumed the delays of an adder and that of a multiplier are 4 ns and 40 ns, respectively. We assumed that T, , TUp+T, , TCH+TFU2R+TR2FU is 2ns. To compute delays among functional units, we generated floor plan from the synthesis result obtained in the previous iteration of the synthesis loop. We limited the maximum number of iterations by IO. However, the synthesis loop terminates after 3 iterations in most cases d u e t o the exit condition on floor planning. To show the effectiveness of the proposed algorithm, we compared three different methods running on the same examples. The first one, which is represented as LS, is the conventional list scheduling algorithm with clock optimization scheme that does not allow multi-cycling of global data transfers. The second one, which represented as Resyn, is the re-synthesis algorithm that performs re-scheduling and clock optimization as post processing after interconnect delay is added to the computation time of each operation [9] . The Resyn uses PDS[8] algorithm for minimizing latency. The last one is the proposed PDSl algorithm. For fair comparison, we assumed the same distributed-register architecture for the three different methods. The table also compares the number of buses and the number of states for three methods. Since multi-cycling of data transfers increases the number of concurrent data transfers at each control step, our method requires more buses than LS. However, the overhead is not significant compared to substantial performance improvement. Moreover, the increase in the number of buses not always results in the increase in area since the increased buses can simplify multiplexing units and localize data transfers on a bus to a smaller set of functional units thereby reducing bus length [12] . The number of states also increases because multi-cycling causes additional state in the controller. However the increase in controller area can be complemented by substantial performance improvement. The table shows trade off between the number of states and the number of buses. We obtain reduction in the number of global buses because the increased number of stares divides life time of a variable into shorter fragments thereby reducing the overlap of life times of variables.
VI. Conclusions and Future Work
As the complexity of design increases and process technology runs into deep sub-micron (DSM), interconnect delay has become major bottleneck in performance. In this paper, we proposed an effective high-level synthesis algorithm considering interconnect delay during scheduling and binding to minimize overall latency. The proposed algorithm allows multi-cycling of data transfers that enables parallel execution of data transfers and functional units and minimizes clock slack, based on the target architecture. Moreover, the algorithm considers the effect of interconnect delay on critical path length, which dynamically varies depending on operation We are currently working on devising an efficient floorplan algorithm, which is required to produce the initial yet quite accurate estimation of interconnect delay. We are also trying to reveal the trade-off relationship between the number of states and performance. 
